Adding members to struct cpu_functions
Stanislav Sedov
stas at deglitch.com
Mon Oct 12 11:36:37 UTC 2009
On Mon, 12 Oct 2009 13:15:41 +0200
Rafal Jaworowski <raj at semihalf.com> mentioned:
>
> On 2009-10-08, at 18:13, Mark Tinguely wrote:
>
> > -- on a tangent about the future --
> > Since the ARMv7 is coming to FreeBSD, there are other ARMv4/5 vrs
> > ARMv6/7
> > questions, the most important is should we break the new ARM chips
> > with
> > their physical tagged caches to another subbranch or define it into
> > the
> > existing code? One example of the existing pmap code that does not
> > mesh
> > well with ARMv6/7 is the exisiting flush of the level 2 cache
> > because the
> > old archs have VIVT level 2 caches). ARMv6/7 level 2 caches are PIPT,
> > and would not be flushed until DMA time. A simple solution would be if
> > an arch needs to flush the level 2 cache when it flushes the level 1
> > cache, then it should do so in the level 1 cache flushing routine.
>
> I was wondering whether a separate pmap module for ARMv6-7 would not
> be the best approach. After all v6-7 should be considered an entirely
> new architecture variation, and we would avoid the very likely #ifdefs
> hell in case of a single pmap.c.
>
Yeah, I think that would be the best solution. We could conditionally
select the right pmap.c file based on the target CPU selected (just
like we do for board variations for at91/marvell).
--
Stanislav Sedov
ST4096-RIPE
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 801 bytes
Desc: not available
Url : http://lists.freebsd.org/pipermail/freebsd-arm/attachments/20091012/27150354/attachment.pgp
More information about the freebsd-arm
mailing list