git: 5d7ca39ed422 - main - java/veditor: remove expired VHDL support.
- Go to: [ bottom of page ] [ top of archives ] [ this month ]
Date: Tue, 21 Nov 2023 14:08:12 UTC
The branch main has been updated by rene: URL: https://cgit.FreeBSD.org/ports/commit/?id=5d7ca39ed422734fc16d862ed593f99634518126 commit 5d7ca39ed422734fc16d862ed593f99634518126 Author: Rene Ladan <rene@FreeBSD.org> AuthorDate: 2023-11-21 14:07:40 +0000 Commit: Rene Ladan <rene@FreeBSD.org> CommitDate: 2023-11-21 14:07:40 +0000 java/veditor: remove expired VHDL support. --- java/veditor/Makefile | 10 ++++------ java/veditor/pkg-descr | 6 ++++-- 2 files changed, 8 insertions(+), 8 deletions(-) diff --git a/java/veditor/Makefile b/java/veditor/Makefile index ada1d79dd2bf..4fc00201f5ed 100644 --- a/java/veditor/Makefile +++ b/java/veditor/Makefile @@ -1,6 +1,6 @@ PORTNAME= veditor PORTVERSION= 1.2.2 -PORTREVISION= 4 +PORTREVISION= 5 CATEGORIES= java cad MASTER_SITES= SF/${PORTNAME}/${PORTNAME}%20runtime/VEditor%20${PORTVERSION} DISTNAME= net.sourceforge.${PORTNAME}_${PORTVERSION} @@ -8,18 +8,16 @@ EXTRACT_SUFX= .jar EXTRACT_ONLY= MAINTAINER= ports@FreeBSD.org -COMMENT= Verilog and VHDL editor plugin for eclipse +COMMENT= Verilog editor plugin for eclipse WWW= http://veditor.sourceforge.net/ RUN_DEPENDS= eclipse:java/eclipse -OPTIONS_DEFINE= VERILOG VHDL +OPTIONS_DEFINE= VERILOG VERILOG_DESC= Support Verilog with Icarus Verilog -VHDL_VHDL= Support VHDL with FreeHDL -OPTIONS_DEFAULT= VERILOG VHDL +OPTIONS_DEFAULT= VERILOG VERILOG_RUN_DEPENDS= iverilog:cad/iverilog -VHDL_RUN_DEPENDS= freehdl-v2cc:cad/freehdl PLIST_SUB= VER=${PORTVERSION} \ ECLIPSE=${ECLIPSE} diff --git a/java/veditor/pkg-descr b/java/veditor/pkg-descr index 1373ca7a2493..b140bdca5804 100644 --- a/java/veditor/pkg-descr +++ b/java/veditor/pkg-descr @@ -1,3 +1,5 @@ -Eclipse Verilog editor provides Verilog (IEEE-1364) and VHDL language +Eclipse Verilog editor provides Verilog (IEEE-1364) language specific features on Eclipse IDE. It helps coding and debugging in hardware -development based on Verilog or VHDL. +development based on Verilog. + +VHDL support is currently unavailable.